What is claimed is:

- 1 1. An active matrix display device having a display 2 region consisting of sub-pixels arrayed in a matrix fashion, 3 the sub-pixels having switching elements, comprising:
- a plurality of data and scan signal lines, and common voltage lines for sending signals and a reference voltage to the sub-pixels;
- first test transistors, each of which is connected to one of the plurality of scan signal lines for sending first test signals thereto; and
- a plurality of first input terminals, each of which is connected to one of a plurality of the first test transistors;
- wherein each gate of the first test transistors and
 each of the common voltage lines are connected to
 one of the first input terminals, the first test
 transistors control inputs of the first test
 signals to the sub-pixels.
 - 1 2. The device as claimed in claim 1, wherein each of 2 the sub-pixels comprises:
 - a switching transistor having a gate coupled to one of the scan signal lines, a drain/source coupled to one of the data signal lines; and
 - a storage capacitor coupled between one of the common voltage lines and a source/drain of the switching transistor.

device

as

1

3.

The

2 comprising: a data driver generating the data signals; and 3 a scan driver generating the scan signals. 4 4. The device claimed in claim 1 further 1 as 2 comprising: second test transistors, each of which is connected to 3 one of the plurality of the data signal lines for 4 sending second test signals thereto; and 5 a plurality of second input terminals, each of the 6 second input terminals is connected to one of a 7 8 plurality of the second test transistors; 9 wherein each gate of the second test transistors and each of the common voltage lines are connected to 10 11 one of the second input terminals, the second test transistors control inputs of the second 12 13 test signals to the sub-pixels. 1 5. A liquid crystal display panel comprising: 2 an array substrate on which an active matrix display 3 device is formed, wherein the active matrix display device comprises: 5 a plurality of data and scan signal lines, common voltage lines for sending signals and a reference voltage to the sub-pixels; 7 test transistors, each of which is connected to 8 9 one of the plurality of scan signal lines 10 for sending test signals thereto; and

claimed

in

claim 1

further

a plurality of input terminals, each of which is 11 12 connected to one of a plurality of the test transistors; 13 wherein each gate of the test transistors and each 14 of the common voltage lines are connected to 15 terminals, 16 one of the input the test 17 transistors control inputs of the test 18 signals to the sub-pixels; a facing substrate having a common electrode; and 19 a liquid crystal sealed between the array and facing 20 21 substrate. 1 The panel as claimed in claim 5, wherein each of 2 the sub-pixels further comprises: a switching transistor having a gate coupled to one of 3 the scan signal lines, a drain/source coupled to 4 one of the data signal lines; and 5 a storage capacitor coupled between one of the common 6 7 voltage lines and a source/drain of the switching 8 transistor. 1 The panel as claimed in claim 5, wherein the 2 active matrix display device further comprises: a data driver generating the data signals; and 3 4 a scan driver generating the scan signals. An active matrix display device having a display 1 2 region consisting of sub-pixels arrayed in a matrix fashion, the sub-pixels having switching elements, comprising:

8

10

11

12

1

2

3

4

- a plurality of data and scan signal lines, and common voltage lines for sending signals and a reference voltage to the sub-pixels; test transistors, each of which is connected to one of
 - test transistors, each of which is connected to one of the plurality of scan signal lines for sending test signals thereto; and
 - a plurality of input terminals, each of which is connected to one of a plurality of the test transistors;
- wherein each gate of the test transistors and each of 13 the common voltage lines are connected to one of 14 the input terminals, the test transistors control 15 16 inputs of the test signals to the sub-pixels, the 17 display region is composed of a plurality of blocks, the scan signal lines included in a first 18 19 block of the plurality of blocks are connected to 20 first set of the input terminals 21 sources/drains of the test transistors, and the 22 scan signal lines included in a second block of 23 the plurality of blocks are connected to a second 24 set of the input terminals different from the 25 first set of the input terminals via the 26 sources/drains of the test transistors.
 - 9. An active matrix display device comprising:
 - an array substrate having sub pixel sections arrayed in a matrix fashion, each sub pixel section having a switching element, the array substrate including:

5 a plurality of data signal lines and a plurality of scan signal lines for sending signals to 6 7 the sub pixel sections; test transistors, each of which is connected to 8 one of the plurality of scan signal lines 9 for sending test signals thereto; and 10 a plurality of input terminals for inputting the 11 test signals; 12 wherein drains or sources of the test transistors are 13 connected to the scan signal lines, gates of a 14 plurality of the test transistors and the common 15 voltage lines are connected to a first input 16 17 terminal of the plurality of input terminals, the sources or drains of a plurality of the test 18 transistors are connected to a second input 19 terminal of the plurality of input terminals, and 20 the test transistors control inputting of the 21 22 test signals to the sub pixel sections.

- 1 10. The active matrix display device as claimed in 2 claim 9, wherein the switching elements of the sub pixel 3 sections and the test transistors are thin film transistors 4 formed of amorphous silicon.
- 1 11. The active matrix display device as claimed in 2 claim 9, wherein the sources or drains of the test 3 transistors that are connected to adjacent ones of the data 4 signal lines are connected to different ones of the 5 plurality of input terminals.

- 1 12. The active matrix display device as claimed in 2 claim 9, wherein the sources or drains of the test 3 transistors that are connected to adjacent ones of the scan 4 signal lines are connected to different ones of the 5 plurality of input terminals.
- 1 13. The active matrix display device as claimed in 2 claim 9, wherein the gates of all of the test transistors 3 connected to the scan signal lines on the array substrate 4 are connected to the first input terminal.
- 1 14. The active matrix display device as claimed in claim 9, further comprising: a drive circuit connected to the plurality of data signal lines and the plurality of scan signal lines, wherein when the drive circuit controls inputting of a screen display signal, all of the test transistors are held in an OFF state.
- 1 15. The active matrix display device as claimed in 2 claim 9, further comprising an opposing substrate opposite 3 to the array substrate.
- 1 16. An active matrix display device having a display 2 region consisting of sub-pixels arrayed in a matrix fashion, 3 the sub-pixels having switching elements, comprising:
- a plurality of data and scan signal lines, and common voltage lines for sending signals and a reference voltage to the sub-pixels;
- first test transistors, each of which is connected to
 one of the plurality of scan signal lines for
 sending first test signals thereto;

, 12

12

second test transistors, each of which is connected to 10 one of the plurality of data signal lines for 11 sending second test signals thereto; and 12 a plurality of first and second input terminals, each 13 of the first input terminals is connected to one 14 15 of a plurality of the first test transistors and 16 each of the second input terminals is connected 17 of a plurality of the to one second 18 transistors: 19 wherein each gate of the first test transistors and each of the common voltage lines are connected to 20 one of the first input terminals, each gate of 21 22 the second test transistors and each of 23 common voltage lines are connected to one of the 24 second input terminals, the first and second test 25 transistors control inputs of the first 26 second test signals to the sub-pixels. 1 An active matrix display device having a display region consisting of sub-pixels arrayed in a matrix fashion, 2 3 the sub-pixels having switching elements, comprising: a plurality of data and scan signal lines, and common voltage lines for sending signals and a reference 5 6 voltage to the sub-pixels; test transistors, each of which is connected to one of 7 the plurality of data signal lines for sending 8 9 test signals thereto; and 10 a plurality of input terminals, each of which connected to one of a plurality of 11 the test

transistors:

, * L

9

13 wherein each gate of the test transistors and each of 14 the common voltage lines are connected to one of 15 the input terminals, the test transistors control 16 inputs of the test signals to the sub-pixels. 1 A method for driving an active matrix display 2 device having a display region consisting of sub-pixels 3 arrayed in a matrix fashion, the sub-pixels having switching elements, the method comprising the steps of: 4 5 sending signals and a reference voltage to the sub-6 pixels through a plurality of data and scan 7 signal lines, and common voltage lines; 8 sending first test signals to one of the plurality of 9 scan signal lines through test transistors; and 10 sending second test signals to gates of the test 11 transistors; 12 wherein the second test signals are used as the 13 reference voltage sent to the pixel through the 14 common voltage lines when the test transistors 15 are turned off by the second test signals. 1 A display circuit comprising: 2 a pixel array having pixels each of said pixels coupled 3 to a first, a second and a third line to receive 4 a scan signal, a data signal and a common voltage 5 respectively; and 6 plurality of transistors having drains/sources 7 coupled to the first lines, sources/drains 8 coupled to receive first signals and gates

commonly coupled to receive a second signal;

10 wherein the transistors are turned on by the second 11 signal so that the first signals are transmitted 12 on the first lines to drive the pixels during a 13 test, and the transistors are turned off by the 14 second signal so that the first signals are 15 isolated from the first lines and the second signal is used as the common voltage supplied to 16 17 the pixels through the third lines beyond the 18 test. 20. 1 The circuit as claimed in claim 19, wherein each 2 of the pixels comprises: a second transistor having a gate coupled to one of the 3 4 first lines, a drain/source coupled to the second 5 line; and 6 a storage capacitor coupled between one of the third 7 and а source/drain of the second 8 transistor. 1 21. circuit as claimed in claim 19 further 2 comprising: 3 a data driver generating the data signals; and 4 a scan driver generating the scan signals. 1 A liquid crystal display panel comprising: 2 an array substrate on an LCD circuit is formed, wherein the LCD circuit comprises: 3 a pixel array having pixels each of said pixels 5 coupled to a first, a second and a third 6 line to receive a scan signal, a data signal

7

8

U	of the pixels has a pixel electione, and
9	a plurality of transistors having drains/sources
10	coupled to the first lines, sources/drains
11	coupled to receive a first signal and gates
12	coupled to receive a second signal;
13	wherein the transistors are turned on by the
14	second signal so that the first signals are
15	transmitted on the first lines to drive the
16	pixels during a test, and the transistors
17	are turned off by the second signal so that
18	the first signals are isolated from the
19	first lines and the second signal is used as
20	the common voltage supplied to the pixels
21	through the third lines beyond the test;
22	a facing substrate having a common electrode; and
23	a liquid crystal sealed between the array and facing
24	substrate.
1	23. The panel as claimed in claim 22, wherein each of
2	the pixels further comprises:
3	a second transistor having a gate coupled to one of the
4	first lines, a drain/source coupled to the second
5	line; and
6	a storage capacitor coupled between one of the third
7	lines and a source/drain of the second
8	transistor.
1	24. The panel as claimed in claim 22, wherein the LCD
2	circuit further comprises:

and a common voltage respectively, and each

of the pixels has a pixel electrode; and

- a data driver generating the data signals; and
- 4 a scan driver generating the scan signals.